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Design and Efficient Hardware Implementation Schemes
for Non-Quasi-Cyclic LDPC Codes
Baihong Lin, Yukui Pei , Liuguo Yin, and Jianhua Lu
Abstract: The design of a high-speed decoder using traditional partly parallel architecture for Non-Quasi-Cyclic
(NQC) Low-Density Parity-Check (LDPC) codes is a challenging problem due to its high memory-block cost and
low hardware utilization efficiency. In this paper, we present efficient hardware implementation schemes for NQCLDPC codes. First, we propose an implementation-oriented construction scheme for NQC-LDPC codes to avoid
memory-access conflict in the partly parallel decoder. Then, we propose a Modified Overlapped Message-Passing
(MOMP) algorithm for the hardware implementation of NQC-LDPC codes. This algorithm doubles the hardware
utilization efficiency and supports a higher degree of parallelism than that used in the Overlapped Message Passing
(OMP) technique proposed in previous works. We also present single-core and multi-core decoder architectures
in the proposed MOMP algorithm to reduce memory cost and improve circuit efficiency. Moreover, we introduce a
technique called the cycle bus to further reduce the number of block RAMs in multi-core decoders. Using numerical
examples, we show that, for a rate-2/3, length-15360 NQC-LDPC code with 8.43-dB coding gain for Binary PhaseShift Keying (BPSK) in an Additive White Gaussian Noise (AWGN) channel, the decoder with the proposed scheme
achieves a 23.8%–52.6% reduction in logic utilization per Mbps and a 29.0%–90.0% reduction in message-memory
bits per Mbps.
Key words: Non-Quasi-Cyclic (NQC); Low-Density Parity-Check (LDPC) codes; decoder design; Modified
Overlapped Message Passing (MOMP) algorithm; hardware utilization efficiency
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Introduction

Low-Density Parity-Check (LDPC) codes, first
discovered by Gallager[1] in 1962 and then reintroduced
by Mackay and Neal[2] in 1996, are excellent channel
codes with near-Shannon-limit error-correcting
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capability[3] . Quasi-Cyclic (QC) LDPC codes, the most
popular class of the LDPC codes, have been widely
considered and well implemented. These codes have
acceptable hardware implementation complexity[4–6]
and have been adopted by many standards, including
the DVB-S2, IEEE 802.16e (WiMax), and CCSDS
deep-space and near-Earth data communications.
However, QC-LDPC codes are not the best coding
schemes when approaching channel capacity, because
they only provide a solution for making a trade-off
between performance and implementation. Therefore,
many researchers have turned to the construction of
implementation-oriented Non-Quasi-Cyclic (NQC)
LDPC codes, of which the efficient code scheme
proposed in Refs. [7, 8] is an example.
Although the NQC-LDPC code in Refs. [7, 8] was
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reported to have low implementation complexity, two
challenging problems arise in the high-speed decoder
design. First, although the scheme with multiple
decoder cores can enhance the decoder’s throughput,
it also sacrifices logic cells and the number of block
RAMs. Second, the traditional partially parallel decoder
using the Belief-Propagation (BP) algorithm has low
hardware efficiency because of its serially iterative
decoding scheme between the Variable-Node updating
Processing (VNP) and the Check-Node updating
Processing (CNP).
To overcome these problems, researchers have
proposed several techniques including the modified
Sum-Product Algorithm (SPA) and Overlapped
Message Passing (OMP)[9–14] . The modified SPA and
OMP algorithms are designed to improve the hardware
utility efficiency (HUE). The former combines
Variable-Node updating Units (VNUs) and CheckNode updating Units (CNUs) in the same hardware
by changing the SPA formation[9, 10] , while the latter
overlaps variable-node updates and check-node updates
by taking advantage of the concurrency between these
two processes. Obviously, the OMP technique greatly
improves the architecture by enhancing the HUE and
bringing in nearly double decoder throughput. But
unfortunately, these techniques cannot be adopted for
the code proposed in Refs. [7, 8], because the code
construction method of the latter differs from those for
which the techniques were proposed.
In this paper, we focus on a high-speed decoder
design of the codes proposed in Refs. [7, 8]. To facilitate
the implementation of the high-speed decoder, we
first propose a code construction scheme that imposes
mathematical constraints on the generated parameters
to avoid memory-access conflict in the partly parallel
decoder. Then, we propose a Modified Overlapped
Message-Passing (MOMP) algorithm that overcomes
the shortcoming of the OMP technique by doubling the
hardware utilization efficiency and supporting a higher
degree of parallelism than does the OMP algorithm.
Furthermore, on the basis of the modified algorithm,
we present architectures of single-core and multicore decoders to reduce memory cost and improve
circuit efficiency. We also introduce a technique called
the cycle bus to further reduce the number of block
RAMs in multi-core decoders. Finally, we provide
numerical examples to demonstrate the effectiveness of

93

our proposed solutions.
The rest of this paper is organized as follows.
In Section 2, we present a class of irregular semirandom LDPC codes as well as a corresponding BPbased partially parallel decoder. Then, on the basis of
the NQC semi-random LDPC codes, we propose an
implementation-oriented code construction scheme in
Section 3. In Section 4, we review the OMP technique
and propose a modified algorithm. In Sections 5 and 6,
we discuss the architectures of single-core and multicore decoders, respectively, based on the proposed
MOMP algorithm. In Section 7, we provide numerical
examples to demonstrate the effectiveness of our
proposed solutions. Finally, we draw our conclusions
in Section 8.

2

2.1

Irregular Semi-random LDPC Codes
and the Corresponding Partially Parallel
Decoder
Irregular semi-random LDPC codes

There exists a class of semi-random LDPC codes, as
proposed in Refs. [7, 8], the H-matrix of which can be
represented as follows:
1
0
J
Π 1;Mb C1    Π 1;Nb
B
C
::
::
::
::
HD@
A;
:
:
:
:


J Π Mb ;Mb C1
0

Π Mb ;Nb

1

1 0  0
C
B
B 1 1  0 C
C and Π i;j denotes
B
wherein J D B
:
:
C
@ 0 :: :: 0 A
0  1 1
an L  L permutation matrix or a zero matrix. If we
replace the square sub-matrix Π i;j by an element, the
Mb  Nb matrix is called a basic matrix. The row of the
basic matrix is called the macro row while the column
of the basic matrix is called the macro column.
In this paper, let L D 2n , where n is a positive
integer. We determine Π i;j by a row parameter vector
.i;j ; i;j / as follows:
col D .i;j C i;j  row/ mod L

(1)

wherein .col, row/ denotes that the none-zero element
ranks at the row-th row and col-th column and
0 6 x; y; i;j ; i;j < L; 0 6 i < Mb ; 0 6 j < Nb ; i;j
mod 2 D 1. Equation (1) is also equivalent to the
following:
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8
0
0
row D .i;j
C i;j
 col/ mod L;
ˆ
ˆ
ˆ
< . C    0 / mod L D 0;
i;j
i;j
i;j
0
ˆ
.


/
mod
L D 1;
i;j
ˆ i;j
ˆ
:
0
0
0 6 i;j ; i;j ; i;j ; i;j < L

(2)

0
0
wherein .i;j
; i;j
/ denotes another parameter vector,
called a column parameter vector.
Obviously, this is a class of QC-LDPC codes for
0
0
i;j
D 1. But in this paper, the i;j
parameters of
the two sub-matrices are random and different, which
make a class of NQC semi-random LDPC codes
instead.

2.2

Partially parallel decoder

Figure 1 shows the partially parallel decoder of NQC
semi-random LDPC codes. Messages transferred to the
edge of the Tanner graph are stored in region A. We use
the Nb VNUs in region C and the Mb CNUs in region
B to calculate variable-to-check and check-to-variable
messages, respectively. (Variable-to-check and checkto-variable messages are known as intra-messages).
Their respective operations are called column and row
operations.
To facilitate the implementation, matrix J is
decomposed as follows:
J D I C I0 ;
1
0
0 0  0
C
B
B 1 0  0 C
C and I is an identity
wherein I0 D B
:
:
C
B
@ 0 :: :: 0 A
0  1 0
matrix. Hence, sub-matrix messages can be packaged
into a RAM.

When the BP-based decoder is working, the timing
diagrams involve two alternative processes—variablenode and check-node updating processes. As noted
above, these diagrams are inefficient because of their
separate VNP and CNP[11, 12] . Furthermore, too many
block RAMs are requested by the multi-core decoder.
Many studies have been conducted to develop ways to
offset the shortcomings of this architecture[11, 12, 15, 16] .

3

3.1

Implementation-Oriented Code
Construction Scheme
Code construction method

Our implementation-oriented code construction scheme
is as follows:
(1) Construct a basic matrix as follows:
0
1
1
˘1;Mb C1    ˘1;Nb
B
C
::
::
::
Hb D @
A;
:
:

:
1 ˘Mb ;Mb C1    ˘Mb ;Nb
wherein ˘i;j denotes zero or one. The weight of each
row is  1 as the same.
(2) Generate a random sequence as follows:
fYi j 0 6 i < Mb ; Yi D 2n C 1;
n is a nonnegative integer, 0 6 Yi < g;
wherein  D 2m , m D dlog2 e. As shown, the
sequence above contains Mb elements.
(3) Generate a sequence for the i -th row as follows:
fˇi;k j ˇi;k is a nonnegative integer;
0 6 k < ; 0 6 ˇi;k < ; ˇi;1 D .ˇi;0 C 1/ mod g:
The above sequence contains  elements that differ
from each other.
(4) Generate the column-parameter-vectors-allowed
set ˝i;jk for each none-zero sub-matrix Π i;jk by the
following equations:
0
0
0
˝i;jk D f.i;j
;i;j
/ j ˇi;kC2 D i;j
mod ;
k
k
k
0
Yi D i;j
mod ; k D 0; 1; : : : ; 
k

Fig. 1 The partially parallel decoder of the NQC semirandom LDPC codes[15] .

3;

i D 0; 1; 2; : : : ; Mb 1g:
(5) Search the column parameter vectors in the
allowed set ˝i;jk to expand the basic matrix so that the
parity matrix has no girth-4. The expanding method is
as follows:
(a) Expand the non-zero element on the i -th .0 6
i < Mb / column of the basic matrix as the matrix
J.
(b) Expand the non-zero element on the other column
as the matrix Π i;j , which is generated by the
column parameter vector in the allowed set.
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3.2

Property of the constructed codes

Before discussing the property of the constructed codes,
we give several new mathematical concepts for the
matrices as follows.
Definition 1 Let B to be a binary square matrix
with size of L, in which there are i none-zero elements
on the i -th row whose column positions are labeled as
ci;j , 0 6 j < i , 0 6 ci;j < L.
If 9  > max i , 8i, 0 6 i < L, elements in the i -th
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Elements in the sequence fˇi;jk ; 0 6 k < g differ
from each other, so do elements in f i;jk ; 0 6 k < g
when col.i;jk / (0 6 k <  2) of different matrices are
as the same. Thus, the i -th macro row is -blockdivided and its corresponding RP matrices are Bi , Ii;j1 ,
..., Ii;j 2 .
Using the algorithm proposed in the next section, we
can use the property of constructed codes to reduce the
number of memory blocks in the decoder design.

i

sequence f i;j j i;j D ci;j mod ; 0 6 j < i g are
different from each other, then B is defined as a standard
-block-divided matrix and i;j are its divided factors.
Definition 2 Matrix X D .xi;j /LL and matrix
Y D .yi;j /LL are two binary matrices. “_” denotes
an operation defined as: Z D X _ Y D .max.xi;j ;
yi;j //LL :
Definition 3 There are  none-zero binary square
sub-matrices in a macro row of the parity-check matrix,
which are denoted as Xi;jk , 0 6 k < , 0 6 jk < Nb .
If there exist permutation matrices Pj0 , Pj1 , : : : , Pj 1
such that
A D .Xi;j0 Pj0 / _ .Xi;j1 Pj1 / _    _ .Xi;j 1 Pj 1 /;
wherein AT is a standard -block-divided matrix ( >
), the macro row is defined as a -block-divided macro
row Pjk (0 6 k < ) are defined as the Row-divided
Permutation (RP) matrices.
On the basis of the concepts above, we can easily
find that each macro row of the constructed parity-check
matrix is -block-divided. The proof is given in the
following paragraph.
Assume that J, Π i;j1 , Π i;j2 , ..., Π i;j 2 are the
none-zero sub-matrices in the i-th macro row. Let Bi
denote an L  L binary permutation matrix generated
by the row parameter vector .ˇi;0 ; Yi / and Pi D JBi .
Obviously, Pi D Bi _ .I0 Bi /. I0 Bi is generated by the
column parameter vector .ˇi;1 ; Yi /. We denote the
0
0
column parameter vector of Π i;jk by .i;j
; i;j
/,
k
k
0
0
wherein i;jk mod  D ˇi;kC2 and i;jk mod  D Yi .
.row.i;jk / ; col.i;jk / / denotes that a none-zero element in
the Π i;jk ranks at the row.i;jk / -th row and col.i;jk / -th
column.
 is a factor of L, thus
8
ˆ
i;jkC2 D row.i;jk / mod  D
ˆ
ˆ
ˆ
0
0
ˆ
C i;j
 col.i;jk / /mod L mod  D
ˆ .i;j
ˆ
k
k
ˆ
<
.ˇi;jkC2 C Yi  .col.i;jk / mod //mod ;
(3)
ˆ i;j0 D .ˇi;j0 C Yi  col.i;j0 / /mod ;
ˆ
ˆ
ˆ
ˆ
ˆ i;j1 D .ˇi;j1 C Yi  col.i;j0 / /mod ;
ˆ
ˆ
: 06k< 2

4

OMP Technique and the Modified OMP
Algorithm

4.1

Overlapped message passing schedule

To adopt the OMP algorithm for NQC semi-random
LDPC codes, let us first review this technique. As is
well known, the BP algorithm consists of two decoding
processes: the VNP and the CNP. In general, these two
processes may not overlap because they offer updated
data to each other. However, studies have found that
the effect of this data dependency could be reduced
if the row and column operations followed proper
sequences[11–13] . If these operation sequences are taken
as a kind of matrix permutation, the schedule finds a
permutation that could transform the square sub-matrix
into an H-matrix or the H-matrix into a standard matrix
(See Fig. 2), in which the bottom-left and top-right
corners are the zero regions. Moreover, the VNP and
CNP could be completely overlapped if the H-matrix is
reconstructed in a specific mathematical pattern[11] .
However, these proposed methods are meaningless
1
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Fig. 2 OMP technique for a parity-check matrix H: matrix
H (top) and permuted standard matrix (bottom).
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when applied to NQC semi-random LDPC codes. As
0
parameters are random in each sub-matrix, there
the i;j
are several problems, as follows:
 First, a compatible permutation may be hard to
describe mathematically, so ROM is needed to store
the permutation for implementation, which would
increase hardware complexity.
 Second, even if a permutation matrix could be found,
the OMP technique may not result in any significant
hardware improvement because the zero region may
be too small for the VNP and CNP to overlap to any
great extent.
4.2

Modified
algorithm

overlapped

message

passing

Algorithm 1
1:
2:
3:
4:
5:
6:
7:
8:
9:
10:
11:
12:
13:
14:
15:

To solve the above problems, we propose a modified
OMP algorithm. We suppose that old message data
will be used for decoding when the VNP and CNP
overlap. Cj denotes the Log-Likelihood Ratio (LLR)
channel information of the j -th variable node. N.vk /
denotes a set of check nodes connected to the k-th
variable nodes, while N.ck / denotes a set of variable
nodes connected to the k-th check nodes. P denotes
a parallelism parameter, and P D 2m , m 2 N, P < L.
Rc!v denotes the check-to-variable message whereas
Qv!c denotes the variable-to-check message. The
modified OMP algorithm is shown in Algorithm 1.
In this algorithm, Steps 7 and 16 compute Qvnew
k !ca
and Rcnew
with
the
same
formulation
as
the
offset
!v
k
b
min-sum algorithm[17] or the BP algorithm[4] , but with
a different message-passing schedule. The message
passing of each square sub-matrix can be divided into
three regions (see Fig. 3). In the first region, the message
passing is the same as that of the BP algorithm. In the
second region, check-to-variable messages updated in
the n-th iteration are used to calculate the variable-tocheck messages in the n-th iteration, whereas variableto-check messages updated in the .n 1/-th iteration
are used to calculate check-to-variable messages in the
n-th iteration. In the third region, variable-to-check
messages in the n-th iteration are calculated using the
check-to-variable messages updated in the .n 2/-th
iteration, whereas check-to-variable messages in the
n-th iteration are calculated using the variable-to-check
messages updated in the .n C 1/-th iteration.
Compared to the OMP technique, the modified
OMP algorithm completely overlaps the VNP and
CNP without introducing any constraints on code
construction. Furthermore, the parameter P can
adjust the parallelism of the single-core decoder

16:
17:
18:
19:
20:
21:
22:
23:
24:
25:
26:
27:
28:
29:
30:
31:
32:
33:

Modified OMP Algorithm

old
D Cj ;
D 0, Qvold
Initialize all Rc!v
j !ci
for i D 0 to L=P 1 do
for j D 0 to Nb 1 do
for h D 0 to P 1 do
k D j  L C i  P C h;
for ca 2 N.vk / do
old
;
compute Qvnew
with Rc!v
k !ca
k
end for
end for
end for
if it’s not the first iteration or i > L=.2P / then
for j D 0 to Mb 1 do
for h D 0 to P 1 do
k D j  L C .i  P C h C L=2/ mod L;
for vb 2 N.ck / do
old
;
compute Rcnew
with Qv!c
k !vb
k
old
new
Rck !vb D Rck !vb ;
end for
end for
end for
end if
for j D 0 to Nb 1 do
for h D 0 to P 1 do
k D j  L C i  P C h;
for ca 2 N.vk / do
Qvoldk !ca D Qvnew
;
k !ca
end for
end for
end for
end for
if Stopping rule is not satisfied then
Position=2;
end if

architecture. However,
these message-passing
tasks have different degrees of efficiency in their
corresponding Tanner graphs. Moreover, when
the variable-to-check messages are updated, old
variable-to-check messages are used to calculate the
check-to-variable messages, which implies that the
variable-to-check and check-to-variable messages must
be stored separately in simple two-port RAMs. In
contrast to the BP vector partially parallel decoder,
double memories are needed for intra-message storage.

5

Single-Core
Decoder
Implementation Analysis

Architecture

In this section, we analyze the implementation of the
single-core decoder architecture for the modified OMP
algorithm. The first question is what is the single-core
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the VNU, and the CNU, which have no relation to
the expanding parameter and are instead related to the
degree of check nodes and variable nodes.
This implementation process is influenced by
parameter P . In the following analysis, we discuss the
architectures of P D 1 and P > 1.
5.1

(a)

(b)
Fig. 3 The message passing process of modified OMP
algorithm and its corresponding timing diagram: (a) The
message passing process of modified OMP algorithm (top)
and (b) the timing diagram of the single-core modified OMP
decoder architecture (bottom).

decoder architecture? If the message memory capacity
is designed specifically for a Tanner graph of LDPC
codes, the corresponding decoder architecture is called
a single-core decoder architecture. Otherwise, it is
called a multi-core decoder architecture.
For the modified OMP algorithm, we implement
the single-core decoder architecture based on the
partially parallel decoder and the timing diagram of the
modified OMP decoder architecture shown in Fig. 3b. In
the timing diagram, T denotes the iteration of the
algorithm. Dc and Dv denote the delay of the checknode updating process and the delay of the variablenode updating process, respectively. They have no
effect on the message-passing algorithm because of the
symmetry in the diagram. In contrast to the parameters
in the timing diagram proposed in Ref. [11], Dc and
Dv are determined by the message storage designs

Low-memory-cost decoder architecture when
P=1

In Section 4, we explained that the modified OMP
algorithm requires double memories to store intramessages, in contrast to the vector BP decoder[16] .
However, we know that in the offset min-sum
algorithm, check-to-variable messages from a check
node can be replaced by sign bits and three numbers,
including the minimum number of variable-to-check
messages, the second minimum number of variable-tocheck messages, and the position of the minimum[6, 17] .
These three numbers comprise a row vector. To simplify
the check node updating process, if we adopt the offset
min-sum algorithm in the modified OMP algorithm, it
is possible to reduce the memory required for the intramessages.
However, another problem remains. How can we
design RAMs for row vectors without reducing the
throughput of the decoder? When P D 1, the Nb
column operation is carried out at the same time in
a clock cycle. During this time,  check-to-variable
messages are read from each macro row. For the LDPC
codes proposed in Section 3, the i -th macro row of
the given parity-check matrix is p-block-divided and
its corresponding RP matrices are Bi , Ii;j1 , ... , Ii;j 2 .
If column operations in the i -th (0 6 i < Mb ) macro
column are carried out in the sequence fpl ; bk;pl D 1;
Bi D .bi;j /LL ; 0 6 k < Lg and column operations
in the other macro columns are executed in the
same sequence f0; 1; :::; L 1g, the  check-to-variable
messages will come from different rows in a macro
row and their corresponding row labels will be different
modulo . Hence, in general, row vectors in a macro
row could be stored averagely in  simple two-port
RAMs with the size L=Q (L= is the RAM depth
and Q is the width of the data bus). Q denotes the
number of quantization bits for a row vector.
On the above basis, the row message unit is designed
to store row vectors in the i -th macro row (see Fig. 4).
In the structure, a row vector of the j -th row in
the macro row output from the CNU will be stored
in the .j mod /-th simple two-port RAM. Thus, a

Tsinghua Science and Technology, February 2017, 22(1): 92–103

98

Fig. 4

The structure of row message unit.

multiplexer is needed to choose which RAM will be
written.  sign bits from a CNU are stored in  simple
L  1 two-port RAMs, and will be read at the same time
as the row vectors. In the intercross network, there are
 kinds of state for the state machine, which is denoted
as col mod . With the state machine, the k-th output
port transfers row vectors from the i;jk -th RAM, 0 6
k < . Finally, the message converter transforms row
vectors and sign bits into check-to-variable messages,
based on the position of the minimum. (If the current
port is at the minimum position, the second minimum
will be output. Otherwise the minimum will be output.)
Suppose that the number of quantization bits is
the same (Q) for check-to-variable and variable-tocheck messages. Then, the number of quantization bits
for a row vector is 2Q 1 C log2  (log2  bits are
for the minimum position). Compared to the vector
BP decoder[18] , (in the vector BP decoder, check-tovariable and variable-to-check messages share the same
memory unit, thus the corresponding memory totals
Mb QL, which is just half of the total storage space
required for check-to-variable and variable-to-check
messages.), the memory for intra-messages, after being
reduced, totals:
Memorynow
m D
D
MemoryBP
Mb QL C Mb L.2Q 1 C log2 / C Mb L

Mb QL
2
1
1C C
(4)

Q
2
1
C
times more

Q
than that of the vector BP decoder. With respect to
throughput, to simplify the control logic, we let the
initialization of the VNP and CNP take the same
clock cycle as each iteration. In BP architecture, each
This memory is about 1 C

iteration cycle totals 2LCDv CDc and in our proposed
architecture it totals L C Dv C Dc . We assume that
the iterations of the BP algorithm equal those of our
proposed algorithm. Then, the total throughput is as
follows:
Throughputnow
.2L C Dv C Dc /T
t D
D
D
ThroughputBP
.L C Dv C Dc /T
L
1C
(5)
L C Dv C Dc
When L  Dv C Dc , typically t  2 and t > m ,
which indicates that the throughput has doubled with
only a slight increase in memory cost. Thus, compared
to the vector BP decoder, our proposed low-memorycost decoder architecture has a higher throughput
memory ratio in the same iteration conditions.
5.2

High parallel decoder architecture (P > 1)

To further enhance the decoder throughput, we propose
a high-parallel decoder architecture based on the
modified OMP algorithm.
Obviously, Nb P VNUs and Mb P CNUs are needed
to carry out the simultaneous Nb P column and
Mb P row operations. A memory schedule in the
low-memory-cost architecture is irrelevant in this
circumstance. As such, a new memory distribution must
be considered.
Let variable-to-check messages of a sub-matrix be
stored generally in P simple two-port RAMs with the
size L=P  Q. These RAM groups are called V2C
RAMs and the number of quantization bits (Q) for
check-to-variable and variable-to-check messages are
the same. The variable-to-check message in the i-th
column of the sub-matrix is stored at the .i div P /-th
address of the .i mod P /-th RAM. Similarly, check-tovariable messages are stored in C2V RAMs. However,
the check-to-variable message on the j -th row of the
sub-matrix is stored at the .j div P /-th address of the
.j mod P /-th RAM. This memory distribution does not
cause memory-access conflicts. We present a detailed
analysis of this issue in the following paragraphs.
In the VNP, P column operations are carried out
in the j -th macro column and their corresponding
columns can be labeled with the addresses fnP; nP C
1; nP C 2; :::; nP C P 1g, n 2 N, 0 6 n < L=P 1.
We assume that one of the non-zero sub-matrices in the
macro column is on the i -th macro row. Thus, P checkto-variable messages are read from the i -th macro row.
0
0
Let .i;j
; i;j
/ denote the column parameter vector for
the non-zero sub-matrix and Rk , k D 0; 1; :::; P 1,
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denote the label of the RAM from which the P checkto-variable messages are read. P is a factor of L. Then
0
0
 .nP C k// mod L mod P D
C i;j
Rk D .i;j
0
0
 k/ mod P
C i;j
.i;j

(6)

As is evident, Rx ¤ Ry if x ¤ y. Rk has no relation
to n. Thus, P check-to-variable messages are certainly
from different RAMs and their corresponding RAMs
do not change with n. The situation is similar for the
variable-to-check messages.
From the above proof, we also find that 2Mb P
simple two-port RAMs are required for the checkto-variable and variable-to-check messages. Although
total memory is not increased with P , the number of
block RAMs, VNUs, and CNUs are P times more than
that of the P D 1 architecture and the throughput totals
are as follows:
.L C Dv C Dc /
P .P 1/.Dv C Dc /
0t D
DP
.L=P C Dv C Dc /
L C P .Dc C Dv /
(7)
Equation (7) shows that the throughput increases
more slowly than P , but the VNU and CNU
costs increase proportionally with P . Thus, when P
increases, the VNU and CNU costs do not bring a
correspondingly equal increase in the throughput. This
means that the logic utility efficiency increases with P
at first but then reduces when P becomes large.

6

Implementation Analysis of the Multicore Decoder Architecture

The single-core decoder architecture described in
Section 5 above serves as a basis for designing a
high-speed decoder. However, we must keep in mind
that this architecture has low logic-utility efficiency
when P is large, despite the fact that memory is
fully used. Furthermore, in some case such as FPGA
implementation, there are not enough small block
RAMs for the single-core decoder architecture. To
solve these two problems, we propose a multi-core
decoder architecture, which is classified into one of
two categories, non-cooperative decoding architecture
or cooperative decoding architecture, depending on
whether the architecture adopts a cycle bus. In the
following, we describe these two architectures in detail.
6.1

Non-cooperative decoding architecture

Figure 5 shows a non-cooperative decoding
architecture, in which the received data streams
are divided into M equal-sized chunks of code words

(a)

(b)
Fig. 5 Non-cooperative decoding architecture implementation: (a) Non-cooperative decoding architecture (top) and
(b) Timing diagrams (bottom).

by the multiplexer. Each chunk is independently
decoded by its corresponding single-core decoder. As
such, the timing diagrams of the decoder cores are
non-cooperative. In general, the rate of input data flow
is faster than the throughput of the decoder core. Thus,
a FIFO is needed to buffer the code words.
From the structure in Fig. 5, it is clear that this
architecture is simple and that the single-core decoders
do not influence each other, which improves the
reliability of the implementation. However, the source
cost is M times greater than that of the singlecore architecture, despite the increase in throughput
M times. The hardware efficiency remains the same
as the increase in M . Although this is a popular
engineering solution, it is not applicable in some FPGA
implementation cases where block RAM resources are
scarce.
6.2

Cycle bus
architecture

and

cooperative

decoding

To reduce the block RAMs, we introduce a cycle bus
to the multi-core architecture. As shown in Fig. 6a,
the data bus through the VNU groups, the message
storage groups, and the CNU groups are called the cycle
bus. In this architecture, the LLR storage groups, VNU
groups, and CNU groups are simple units of the LLR
storages, the VNUs, and the CNUs in different singlecore decoders, respectively. However, the situation is
different for message storage groups, in which the
cycle bus combines RAMs from the same submatrix in
different single-core decoders by enlarging the width of
the RAM data port. For example, RAMs of size L  Q
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(a)

(b)
Fig. 6 Cooperative decoding architecture implementation:
(a) Cooperative decoding architecture (top) and (b) Timing
diagrams (bottom).

in M single-core decoders are combined with a RAM
of size L  MQ.
After this combination, the M message storage
groups share an address-generating logic set for
the parity-check matrix. Thus, different single-core
decoders must operate in the same column and row in
a submatrix when decoding, and the timing diagram
becomes cooperative, as illustrated in the diagram in
Fig. 6b. Even when a code word is prepared for a
single-core decoder, it must wait to be decoded until
the beginning of the next iteration. In the worst case, it
will have to wait for a complete iteration cycle. So, a
FIFO is required for each single-core decoder to buffer
received code words during waiting periods.
This architecture greatly reduces the number of
block RAMs. M single-core decoders feature the same
block RAMs for message storage as those of singlecore decoders. Furthermore, the logic cost is reduced
by sharing address generators. On the other hand,
the combined message storage increases the design
difficulty and memory utility efficiency is not enhanced
with the increase of M .

7

of comparison, we also constructed the LDPC code
proposed in Ref. [8] with a similar basic matrix. We
refer to this second code as the original code.
Next, we simulated a performance evaluation with
the modified OMP algorithm, and the BP algorithm
over an Additive White Gaussian Noise (AWGN)
channel with Binary Phase-Shift Keying (BPSK)
modulations. We examined 1 000 000 code words in
each simulation and set the number of decoding
iterations to 19. The P values were 1, 2, 4, 8,
and 16, respectively. There were six quantization bits
for both the check-to-variable and variable-to-check
messages. We designated 15 bits for a quantified row
vector, in which five bits were for the minimum,
five were for the second minimum, one was for the
sum of all the input sign bits, and four were for the
minimum position. Figure 7 shows the Bit-Error-Ratio
(BER) simulation results, from which we find that
our proposed code performs the same as the original
code, which indicates an 8.43 dB coding gain for the
BPSK in the AWGN channel compared to un-encoded
circumstance. However, as shown above, our code
is more beneficial for hardware implementation. In
addition, Eb =N0 increases with P under the same
BER conditions, whereas P ranges from 1 to 16
and Eb =N0 ranges from 2.33 dB to 2.4 dB at the
output BER of 110 7 . We attribute this performance
reduction to the expanding region of low-efficiency
massage passing. Nevertheless, the MOMP algorithm
sustained roughly a 0.2 dB performance reduction
compared to the unquantified BP algorithm and the
0.07 dB reduction due to P is acceptable, considering
its associated increases in throughput and hardware
efficiency.

Numerical Examples

In this section, we give numerical examples to
demonstrate the validity of our proposed methods.
First, we constructed a rate-2/3, length-15360 LDPC
code based on the construction scheme described in
Section 3. Its basic matrix has a size of 10  30, in
which the weight of each row is 11 and the weight of
each column ranges from 2 to 5. We generated the
parity matrix by replacing each element in the basic
matrix with a 512512 square matrix. For the purposes

Fig. 7

Simulation result for the constructed code.
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Third, we designed the single-core and multi-core
decoders based on the modified OMP algorithm, which
apply the above finite precision solution. To compare
the different architectures, we set P and M to take
different values. We synthesized the implementations
on an Altera 5SGXMA7N2F40C2 FPGA, the results of
which are shown in Tables 1 and 2.
We can identify five features from Tables 1 and 2,
which can be summarized as follows:
(1) Compared to the traditional architecture in
Ref. [8], our proposed architectures feature a 23.8%–
52.6% reduction in logic utilization per Mbps.
Furthermore, the reduction in the memory throughput
ratio in single-core architectures ranges from 29.0%
to 90.0%, which indicates better message memory
utilization.
(2) In single-core architectures, the number of
message memory bits of P D 1 is 30.3% lower than
that of P > 1. Moreover, compared to the traditional
architecture, the message-memory throughput ratio of
P D 1 shows a 29.0% reduction.
(3) If we let  denote the ratio of the total message
memory bits () and the throughput (), the following
equation shows that  decreases with P and is not
related to M :




512
D
C 21 T D
.P / D

Nb LFclock P


512
˛
C 21
(8)
P

wherein ˛ D
T . For example, when P D 1,
Nb LFclock
Table 1
Architecture

P

Traditional

—
1
2
4
8
16

Single-core

Cooperative

Non-cooperative

˛ D 5:83 and when P > 1, ˛ D 8:36.
(4) For the same maximal throughput, the logic
utilization per Mbps of the cooperative multicore
architecture is lower than that of the non-cooperative
architecture, and the reduction ranges from 8.9%
to 19.9%. The logic utilization per Mbps of the
cooperative multi-core architecture is also lower than
that of the single-core architecture with the same
parameter P , and the corresponding reduction ranges
from 5.5% to 16.1%.
(5) In the single-core architecture, the connection
between the number of message memory RAMs (")
and P can be expressed as " D 220P . In the multi-core
non-cooperative architecture, " D 220MP , whereas in
multi-core cooperative architecture, " D 220P .
The first of the five above features demonstrates
the overall benefits of our proposed algorithm and
architectures. In the second, we compare the P D 1
single-core architecture with traditional architectures.
We attribute the relative reduction in the messagememory bits and message-memory throughput ratio to
the memory storage schedule proposed in Section 5.
The third feature highlights the fact that an increase in
P can enhance memory utility efficiency. As  0 .P / D
512˛=P 2 ,  0 .P / reduces correspondingly with the
increase in P . Thus, message memory efficiency
increases more slowly with P when P is large. The
fourth and fifth features prove the advantage of the
cycle bus technique. The former shows that cooperative
architecture has higher logic utility efficiency, while the
latter confirms that the number of message-memory

FPGA implementation results for single-core architectures (Clock: 100 MHz, Iteration: 19, M =1).
Maximal
throughput (Mbps)
77.36
151.96
292.91
546.23
962.41
1554.66

Table 2
Architecture
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P

M

1
4
2
8
1
4
2
8

2
2
4
2
2
2
4
2

Logic utilization
(in ALMs)
9463
14 105
22 736
35 662
59 061
106 475

Total
registers
22 128
22 451
40 147
72 181
131 395
236 374

Memory bits
for message storage
337 920
471 040
675 840
675 840
675 840
675 840

Logic utilization
per Mbps
122.32
92.82
77.62
65.29
61.37
68.49

Message memory
bits per Mbps
4368.15
3099.76
2307.33
1237.28
702.24
434.72

Number of message
memory RAMs
110
270
440
880
1760
3520

FPGA implementation results for multi-core architectures (Clock: 100 MHz, Iteration: 19).
Maximal
Logic utilization
throughput (Mbps)
(in ALMs)
303.92
23 666
1092.46
65 236
1171.64
77 549
1924.82
111 612
303.92
28 325
1092.46
71 615
1171.64
91 649
1924.82
139 297

Total
Memory bits
Logic utilization Message memory Number of message
registers for message storage
per Mbps
bits per Mbps
memory RAMs
39 037
1 351 680
77.87
4447.49
270
131 372
1 351 680
59.71
1237.28
880
132 585
2 703 360
66.19
2307.33
440
247 632
1 351 680
57.99
702.24
1760
44 823
1 351 680
93.20
4447.49
540
144 271
1 351 680
65.55
1237.28
1760
159 752
2 703 360
78.22
2307.33
1760
254 676
1 351 680
72.37
702.24
3520
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block RAMs in the multi-core architecture can be
reduced by the application of our proposed technique
and its minimum is equal to that of single-core
architecture with the same P . In general, P and
M should be taken into account when designing
decoder architecture, based on the fact that an FPGA
and a cooperative architecture are superior to a noncooperative architecture despite the complexity of its
design.

8

Conclusion

In this paper, we presented efficient hardware
implementation schemes for NQC LDPC codes. First,
we proposed an implementation-oriented construction
scheme for NQC-LDPC codes to avoid memoryaccess conflict in the partly parallel decoder. Then,
we proposed an overlapped message-passing algorithm,
which can double the throughput and enhance the
hardware utility efficiency. On the basis of this
algorithm, we proposed a single-core architecture with
configurable parallelism and a multi-core architecture.
We also introduced a technique, called the cycle bus,
to reduce the number of block RAMs in the multicore architecture, based on the classification of the
multi-core architecture as either cooperative or noncooperative. We used numerical examples to show that,
for a rate-2/3, length-15360 NQC-LDPC code with an
8.43 dB coding gain for BPSK in an AWGN channel,
the decoder with the proposed scheme achieves a
23.8%–52.6% reduction in logic utilization per Mbps
and a 29.0%–90.0% reduction in message-memory bits
per Mbps.
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